題組內容

7.(25 pts) Consider a 5-stage (IF, ID, EX, MEM, WB) RISC-V pipelined processor (Figure 1) composed of logic blocks with the following latency (any unspecified block latency is treated as O):
6166383fb6d4f.jpg6166386a2f5d6.jpg6166389171eed.jpg

(c) (5 pts)When the sub instruction (#4) is in the EX state, what value should be set for the control signal ForwardA (c1) and ForwardB (c2), respectively?