申論題

[Problem 3] A set associative cache has a block size of four 64-bit words and a set size of 4. The cache can accommodate a total of 256K words. The main memory size that is cacheable is 512M * 64 bits. Design the cache structure and show how the processor's addresses are interpreted. (20%)