4. Memory Hierarchy The following Figure 2 shows the process of going from a virtual address to a data item in cache. Answer the following questions based on this figure.
申論題內容
4.2 Is the TLB direct mapped, set associative, or full associative? Is the data cache, direct
mapped, set associative, or fully associative?
阿摩線上測驗
登入
