4.1 How nuny bits in toteal (including the tag bits and vaid bite) are reqvired for dlue tt aor cache with 16K bytes of data and 16-byte blocks, assuming a 32-bit address and one valid bit for each cache block?
申論題內容
4.3 Repeat the above problem for a fully associative cache.
阿摩線上測驗
登入