申論題

4. [20%] For the MIPS processor architecture shown in Figure 1, assume we want to add a new instruction below.
Instruction: LRA Rt, Rd (Rs)
Interpretation: Reg [Rt]=Mem[Reg[Rd]]+Reg[Rs]

(c) (5%) What new signals do we need (if any) from the control unit to support this instruction?