申論題內容
[Problem 3] A set associative cache has a block size of four 32-bit words and a set size of 4. The cache can
accommodate a total of 64K words. The main memory size that is cacheable is 256M * 32 bits. Design the cache
structure and show how the processor' s addresses are interpreted. (20%)